O.P.Code: 16EC431

R16

H.T.No.

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

B.Tech IV Year I Semester Supplementary Examinations June-2024 VLSI DESIGN

		(Electronics and Communication Engineering)			
Tin	Time: 3 Hours		Max.	Mar	ks: 60
(Answer all Five Units $5 \times 12 = 60$ Marks)					
UNIT-I					
1	a	List out the steps involved in n-well CMOS process.	CO1	L3	6M
	b			L3	6M
	~	operation.	COI	L4	OIAT
		OR			
2		Analyze the different types of alternative pull-ups with neat sketches.	CO1	т.	103.4
_			CO ₁	L4	12M
		UNIT-II			
3		Explain the different steps involved VLSI Design flow.	CO ₂	L2	6M
	b	Develop the schematic and layout for 2-input NAND gate.	CO ₂	L4	6M
		OR			
4	a	Explain design rules for wires and MOS transistors.	CO ₂	L2	6M
	b	Draw the stick diagram for Y= (AB+CD)' using NMOS design style.	CO ₂	L4	6M
		UNIT-III			
5		Elaborate the following below	CO3	L2	12M
		a) Floorplanning b) Placement c) Routing	COS		3 TAIVI
		OR			
6	9	Design the 2 input NAND gate by using pseudo NMOS logic.	CO2	т 4	CM
U		Explain about pass transistors and transmission gate.	CO3	L4	6M
	D		CO ₃	L2	6M
_		UNIT-IV			
7		Design and Explain the circuit diagram of four bit Carry ripple adder.	CO ₄	L4	6M
	b	Explain about 4 transistor Dynamic memory cell.	CO4	L3	6M
		OR			
8		Design a Arithmetic and Logic Unit circuit with four functions by using	CO ₄	L4	12M
		multiplexer logic.			
		UNIT-V			
9	a	Discuss in detail about standard cell design with suitable diagrams.	CO5	L2	6M
		What is testing? And explain any three test principles.	CO5	L2	6M
		OR	003	3.1E	OTAT
10		Design the logic diagram of PLA for the following.	CO5	L5	12M
		Y1=A'B'C'+ABC+A'B+ABC'	003	ЦЗ	1.2.IVI
		Y2=ABC+A'B'C+AC			
		Y3=A'BC'+AB'C+B'C'			
		13 K DO IND CID C			